

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES


Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**



PATENTS

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of

Ake SIVARD

Group Art Unit: 2819

Application No. 10/730,528

Filed: December 8, 2003

For: ULTRA LOW POWER ANALOG TO DIGITAL CONVERTER

**CLAIM FOR FOREIGN PRIORITY UNDER 35 U.S.C. § 119 AND
SUBMISSION OF PRIORITY DOCUMENT**

Mail Stop Missing Parts
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450


Sir:

Attached hereto is a certified copy of Applicant's corresponding patent application No. 0229972.5 filed in the United Kingdom on December 21, 2002.

Pursuant to 35 U.S.C. § 119, Applicant hereby claims the benefit of the priority filing date of December 21, 2002 for the above-entitled U.S. application.

Respectfully submitted,

March 31, 2004


Lawrence E. Laubscher, Jr.
Registration No. 28,233
1160 Spa Road, Suite 2B
Annapolis, MD 21403
Telephone: (410) 280-6608

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the U.S. Postal Service with sufficient postage as first class mail in an envelope addressed to: Mail Stop Missing Parts, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on March 31, 2004.

Shelly Hubbard

Signature





INVESTOR IN PEOPLE


The Patent Office
Concept House
Cardiff Road
Newport
South Wales
NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.



Signed

[Signature]

Dated

17 December 2003



The Patent Office

Cardiff Road
Newport
South Wales
NP9 1RH

Request for grant of a patent

(See the notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form.)

1. Your reference

RPH.P52497GB

2. Patent application number

(The Patent Office will fill in this part)

21 DEC 2002

0229972.5

3. Full name, address and postcode of the or of each applicant (*underline all surnames*)

08193971001

Patents ADP number (*if you know it*)

Zarlink Semiconductor AB
Bruttovagen 2
P O Box 520
S-175 26 Jarfalla
Sweden

If the applicant is a corporate body, give the country/state of its incorporation

Sweden

4. Title of the invention

"Ultra Low Power Analog to Digital Converter"

5. Name of your agent (*if you have one*)

Marks & Clerk

"Address for service" in the United Kingdom to which all correspondence should be sent (*including the postcode*)

4220 Nash Court
Oxford Business Park South
Oxford OX4 2RU
United Kingdom

7271125001

Patents ADP number (*if you know it*)

6. If you are declaring priority from one or more earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and (*if you know it*) the or each application number

Country

Priority application number
(*if you know it*)

Date of filing
(*day / month / year*)

7. If this application is divided or otherwise derived from an earlier UK application, give the number and the filing date of the earlier application


Number of earlier application

Date of filing
(*day / month / year*)

8. Is a statement of inventorship and of right to grant of a patent required in support of this request? (*Answer 'Yes' if:*

Yes

- a) any applicant named in part 3 is not an inventor, or
 - b) there is an inventor who is not named as an applicant, or
 - c) any named applicant is a corporate body.
- See note (d))



Patents Form 1/77

9. Enter the number of sheets for any of the following items you are filing with this form. Do not count copies of the same document

Continuation sheets of this form	0
Description	5
Claim(s)	2
Abstract	1
Drawing(s)	1 + ()

10. If you are also filing any of the following, state how many against each item.

Priority documents

Translations of priority documents

Statement of inventorship and right to grant of a patent (Patents Form 7/77)

Request for preliminary examination and search (Patents Form 9/77)

1

Request for substantive examination (Patents Form 10/77)

Any other documents (please specify)

11. I/We request the grant of a patent on the basis of this application.

Signature *Marks & Clerk* Date

Marks & Clerk 20 December 2002

12. Name and daytime telephone number of person to contact in the United Kingdom
- Richard Harding
(01865) 397900

Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

Notes

- If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.
- Write your answers in capital letters using black ink or you may type them.
- If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- If you have answered 'Yes' Patents Form 7/77 will need to be filed.
- Once you have filled in the form you must remember to sign and date it.
- For details of the fee and ways to pay please contact the Patent Office.



ULTRA LOW POWER ANALOG TO DIGITAL CONVERTER

Background of the Invention

1. Field of the Invention

This invention relates to the field of analog-to-digital conversion, and in particular to an
5 ultra low power analog-to-digital converter (ADC) for use in applications such as implantable devices where current consumption is a very important parameter.

2. Description of Related Art

In low power applications it is often not possible to afford the luxury of having a continuous ADC running. The analog signals of interest are filtered and amplified, and
10 then compared to a threshold triggering level at which some action is taken, such as turning on the ADC. Unfortunately, the signal shape is often of interest shortly before and immediately after the triggering event. With prior art devices the signal shape before the trigger signal is lost even if the ADC is started immediately. The prior art does not provide a way of determining the shape of the signal prior to triggering of the ADC.

Figure 1 illustrates a prior art ADC. An analog input signal, such as a heart signal, is fed
15 through a pre-amplifier 10 to amplifier 11 with programmable gain, where it is split into two portions. Amplifier 11 can be programmed to allow for the fact that different people produce heart signals of different amplitude. One portion of the signal is passed to the input of the ADC 12, and another portion is passed to the bandpass filter 13, from where
20 it is fed to comparator 14.

The ADC comprises a digitizing circuit 15 and sampling capacitor 16. The digitizing circuit 15 takes a sampled analog signal and produces a digital output signal in a manner well known in the art. If the filtered signal exceeds a threshold level, comparator 14
25 generates a trigger signal, in the form of an output pulse going high, that activates ADC 12, which outputs a digital signal at output 17. The input of the ADC 12 is connected to the sampling capacitor 16 through switch 18, which is normally turned off when the ADC is inactive. The sampling capacitor is connected to digitizing circuit 15 through switch 19 and provides a single sample-and-hold circuit that stores the current value of the analog input signal.

30 After processing, the digitized output signal is stored in RAM for later study by the doctor when the patient goes to hospital. However, since the ADC is not triggered until the threshold is reached, the initial portion of the signal of interest is lost. It is not possible to

lower the trigger threshold since then the ADC would be continually activated unnecessarily.

Summary of the Invention

According to the present invention there is provided an analog-to-digital converter,
5 comprising a digitizer for producing a digital output signal from a sampled analog input signal; a sample-and-hold circuit for storing a plurality of successive samples of said input signal; and a control element for controlling switches to sequentially apply said stored samples to said digitizer in response to an activation signal and thus reconstruct said input signal as it was prior to said activation signal.

10 The invention is typically used in a pacemaker, where the input signal is a heart signal and this is stored in RAM for subsequent study by the physician. The sample-and-hold circuit preferably comprises an array of capacitors with associated switches. By using an array of capacitors instead of a single sampling capacitor for the ADC, the sample value can be fed into the digitizer with an appropriate delay depending on the number of
15 capacitors and the sample rate. This enables the shape of the signal prior to ADC activation to be stored in the RAM. The circuitry required to sequentially store the analog signal in the array of capacitors consumes very little power.

The value is then sampled in sequence into each of the capacitors continuously, which take a negligible amount of current compared to the complete ADC. When the event of
20 interest occurs, the digitizer is started and the oldest value is fed into the digitizer for processing followed by the second oldest etc. As soon as one capacitors value has been processed in the digitizer, a new sample is taken to keep a continuous sampling going if desired.

The output from the ADC will be the signal shape $k-1$ samples prior the triggering event
25 (where k equals the number of capacitors) and continuing after the trigger with the same delay for as long as desired. The small delay in receiving the digitized signal is not critical. The invention thereby enables the ADC to reconstruct the signal before the triggered on-set and this without any storing digital data.

The invention also provides a method of converting an analog signal to a digital signal,
30 comprising feeding said analog signal to a sample-and-hold circuit; storing successive samples of said input signal in said sample-and-hold circuit; and sequentially applying said stored samples with a delay of at least one sample period to a digitizer in response to an activation signal, said digitizer producing a digital output signal from a sampled

analog input signal which is a reconstruction of said input signal prior to said activation signal

Brief Description of the Drawings

The invention will now be described in more detail, by way of example only, with
5 reference to the accompanying drawings, in which:-

Figure 1 is a block diagram of a prior art analog-to-digital converter with a single sample-and hold circuit; and

Figure 2 is a block diagram of an analog-to-digital converter in accordance with one embodiment of the invention.

10 Detailed Description of Preferred Embodiment

The analog-to-digital converter shown in Figure 2 is, for example, suitable for use in a pacemaker where the spontaneous heart signal continually monitored. This is done to prevent the pacemaker from producing a stimulation pulse when it is not necessary.

Examples of low power consumption analog-to-digital converters suitable for
15 pacemakers and for this invention are single slope, dual slope, algorithmic, resistor chain based successive approximation and binary weighted capacitor based successive approximation. However the invention can be used in any analog-to-digital converter that samples the input. Suitable examples of such analog-to digital converters are found, for example, in Digital Signal Processing, Steven W. Smith, California Technical Publishing.

20 The analog-to-digital converter includes a front-end similar to that shown in Figure 1. The incoming signal is first filtered and amplified and then compared with a threshold level. If the signal exceeds the threshold level, a heartbeat has occurred. As in the case of Figure 1, the signal output by the ADC is stored in RAM for the doctor to study later when the patient comes to the hospital.

25 In Figure 2, the input signal IN1 is selectively connected to an array of sample-and-hold circuits 20...27, each comprising an input switch IS1...IS8, an output switch OS1 to OS8 and a capacitor C1 to C8.

Any number of sample capacitors can be provided so long as the number is greater than 1, although preferably several are employed in order to store a significant portion of the
30 signal prior to activation of the analog-to-digital converter. A suitable number is eight as shown in Figure 2.

The present invention works in a manner analogous to a traditional ADC, but with additional circuitry represented by capacitors C2 to C8. In this case of a traditional ADC, only the capacitor C1 would be used. The value to be converted is connected to C1 via IS1 during the sample phase and connected to the rest of the ADC 15 during the evaluation phase via OS1. The switching will in this case as always be controlled by the switch control block 28.

The reshaping analog-to-digital converter operates in two modes: One power saving mode where only the sampling is active and the rest of the ADC 15 is switched off; and one reconstruction mode where the heart signal has activated the reconstruction.

In the power saving mode before start the remaining portion of the ADC 15 is shut off to save power and the switches OS1 to OS8 are kept open. The switches IS1 to IS8 and are controlled by switch control block 28 so that the input signal IN1 is continuously stored in one capacitor after the other at the sample frequency. The input signal is first stored in the first capacitor C1 via switch IS1, then in the capacitor C2 via switch IS2 and so on in a cyclical fashion.

It will be appreciated that if the filtered signal reaches the trigger level when, for instance, capacitor C1 is charged to the current signal level, and the sample frequency is 2 kHz, then capacitor C2 will contain the signal as it was 3.5 ms ago since the time for each sample is 0.5 ms ($1/2000\text{Kz}$) and the capacitor C2 will hold the sample as it was seven samples earlier ($7 \times 0.5 = 3.5$).

When the start signal from comparator 14 goes high, the analog-to-digital converter changes from power saving mode to reconstruction mode. It then activates the remaining portion of the ADC 15, and the switch control block 28 connects the capacitor C2 to the ADC 15 via the output switch OS2 during the evaluation phase instead of capacitor C1 as it would in a normal ADC. Therefore it converts the value from 3.5 ms earlier in time. At the next sample phase, it connects the input into capacitor C2 via switch IS2 and during the following evaluation phase capacitor C3 is connected to the remaining portion of the ADC 15 via switch OS3 and so on. The result is that the signal shape from 3.5 ms before the triggering event is output from the ADC with 3.5 ms delay and can be stored in a RAM for later investigation by the doctor. The signal continues to be converted with 3.5 ms delay until the block goes back to power saving mode where the remaining portion of the ADC 15 is switched off

The switch control block can preferably be made be in the form of a state machine with the above mentioned modes. However for those skilled in art it is clear that a number of possible implementations exist ranging from rather simple structures to micro-controller/micro-processor structures.

- 5 The current penalty for storing the samples while waiting for the trigger signal is less than 100 nano-Ampere whereas running the complete ADC continuously takes somewhere between 0.5 to 1 micro-Ampere. For the signal shape to be accurately restored the leakage from the capacitors should preferably be less than 1 pico-Ampere. This is normal in a low power process. For lower demands on signal accuracy and/or higher
- 10 sample frequency a higher leakage can be tolerated.

It will be seen that the invention permits the shape of the signal prior to activation of the analog-to-digital converter to be stored in RAM for later presentation to the doctor.

Claims:

1. An analog-to-digital converter, comprising:
a digitizer for producing a digital output signal from a sampled analog input signal;
5 a sample-and-hold circuit for storing a plurality of successive samples of said input signal; and
a control element for controlling switches to sequentially apply said stored samples to said digitizer in response to an activation signal and thus reconstruct said input signal as it was prior to said activation signal.
- 10 2. An analog-to-digital converter as claimed in claim 1, wherein said sample-and-hold circuit comprises a plurality of sampling circuits connected to said digitizer through respective output switches controlled by said control element.
3. An analog-to-digital converter as claimed in claim 2, wherein said plurality of sampling circuits are each connected to said digitizer through respective input switches
15 controlled by said control element.
4. An analog-to-digital converter as claimed in claim 3, wherein said sampling circuits each comprise a capacitor.
5. An analog-to-digital converter as claimed in claim 4, comprising eight said capacitors.
- 20 6. A method of converting an analog signal to a digital signal, comprising:
feeding said analog signal to a sample-and-hold circuit;
storing successive samples of said input signal in said sample-and-hold circuit;
and
sequentially applying said stored samples with a delay of at least one sample
25 period to a digitizer in response to an activation signal, said digitizer producing a digital output signal from a sampled analog input signal which is a reconstruction of said input signal prior to said activation signal.
7. A method as claimed in claim 6, wherein said samples are stored in a series of sampling circuits, each connected to said digitizer through respective output switches,
30 and said samples are sequentially applied to said digitizer with a delay by controlling said output switches.

8. A method as claimed in claim 7, wherein said sampling circuits each comprise a capacitor.
9. A method as claimed in claim 8, wherein said sampling circuits each comprise eight said capacitors.
10. An analog-to-digital converter substantially as hereinbefore described with reference to Figure 2 of the accompanying drawing.
11. A method of converting an analog signal to a digital signal, substantially or hereinbefore described with reference to Figure 2 of the accompanying drawing.

Abstract of the Disclosure

An analog-to-digital converter for ultra low power applications, such as pacemakers, has a digitizer for producing a digital output signal from a sampled analog input signal. The digitizer is normally in off state to save current. A sample-and-hold circuit stores a
5 plurality of successive samples of the analog input signal. A control element turns on the digitizer in response to an activation signal, sequentially applies the stored samples to the digitizer in response to the activation signal and thus reconstructs the signal as it was prior to the activation signal.

